



■ FEATURES

- Built-in 800V Power BJT
- Proprietary NC-Cap/super-QR/PSR (Quasi-Resonant & Primary Side Regulation) Control:
 - ◆ $\pm 4\%$ CC and CV Precision
 - ◆ Proprietary “Audio Noise Cancellation” Control
 - ◆ Built-in “Fast Dynamic Response” Control to Meet USB Charge Requirements
 - ◆ Proprietary “Zero-Output Startup” Control
 - ◆ Proprietary “Smart Output Short Protection” without External Compensation/Filtering Capacitor Needed
 - ◆ Max. 50V Output for AC/DC LED Lighting
- Direct Drive of Low Cost BJT
- Proprietary Cable Drop Compensation
- Multi Mode Control
- Frequency Jitter for Better EMI
- Dynamic Base Drive for High Efficiency
- Wide VDD Operating Range
- 10.8V UVLO Hysteresis Window
- Cycle-by-Cycle Current Limiting
- Leading Edge Blanking (LEB)
- Built-in Soft Start, Pin Floating Protection
- VDD UVLO, OVP, VOUT OVP, OLP, SCP

■ APPLICATIONS

- Battery chargers
- Replaces linear transformer and RCC SMPS
- Small power adapter
- AC/DC LED lighting

■ PACKAGE and SIMPLIFIED APPLICATION DIAGRAM



■ GENERAL DESCRIPTION

CEP7515 is a high precision, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) power switch for offline small power converter applications. It has built-in power BJT, which can further lower system cost.

CEP7515 has built-in proprietary NC-Cap/super-QR/PSR control for CV control, which eliminates external compensation or filtering capacitor. It has built-in cable drop compensation function, which can provide excellent CV performance. The IC uses Multi Mode Control to improve efficiency and reliability and to decrease audio noise energy @ light loadings.

CEP7515 integrates proprietary “Audio Noise Cancellation” control for audio noise free operation. The IC has built-in “Fast Dynamic Response” control

to meet USB Charge requirements. CEP7515 also integrates proprietary “Zero-Output Startup” control to achieve startup when output is near zero voltage. The IC has proprietary “Smart Output Short Protection”, which can protect the system with large leakage inductance when output is short circuit.


CEP7515 integrates functions and protections of FB Short Protection, Under Voltage Lockout (UVLO), VDD Over Voltage Protection (VDD OVP), VOUT Over Voltage Protection (VOUT OVP), Output Over Load Protection (OLP), Output Short Circuit Protection (SCP), Soft Start, Cycle-by-cycle Current Limiting (OCP), Pin Floating Protection, VDD Clamping.

CEP7515 is available SOP7 packages.

■ Ordering Information

Part Number	Top Mark	Package	Tape & Reel
CEP7515SP7	C7515 YYWW XX	SOP7	YES

■ Block Diagram



■ **Recommended Operation Conditions** (Note 1)

Parameter	Value	Unit
Supply Voltage, VDD	7 to 16	V
Operating Ambient Temperature	-40 to 85	°C
Maximum Switching Frequency	70K	Hz

■ **Absolute Maximum Ratings** (Note 2)

Parameter	Value	Unit	
VDD DC Supply Voltage	22	V	
VDD DC Clamp Current	10	mA	
CS voltage range	-0.3 to 7	V	
FB voltage range	-0.7 to 7	V	
Collector to Emitter Voltage	800	V	
Package Thermal Resistance (SOP-7)	θ_{JA}	150	°C/W
	θ_{JC}	34	°C/W
Maximum Junction Temperature	150	°C	
Operating Temperature Range	-40 to 85	°C	
Storage Temperature Range	-65 to 150	°C	
Lead Temperature (Soldering, 10sec.)	260	°C	
ESD Capability, HBM (Human Body Model)	3	kV	
ESD Capability, MM (Machine Model)	250	V	

■ **ELECTRICAL CHARACTERISTICS**

($T_A = 25^\circ\text{C}$, VDD=14V, if not otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Supply Voltage (VDD) Section						
I_Startup	VDD Start up Current	VDD =UVLO(OFF)-1V		1	3	uA
I_VDD_Op	Operation Current	VDD=14V		0.8	1.5	mA
UVLO(OFF)	VDD Under Voltage Lockout Exit (Startup)		13.5	14.5	15.5	V
UVLO(ON)	VDD Under Voltage Lockout Enter		3.4	3.7	4	V
VDD_OVP	VDD Over Voltage Protection trigger		18	20	22	V
T_Softstart	Soft Start Time			2		mSec
Feedback Input Section(FB Pin)						
V _{FB_EA_Ref}	Internal Error Amplifier(EA) reference input		1.98	2.0	2.02	V
V _{FB_DEM}	Demagnetization comparator threshold			25		mV
T _{min_OFF}	Minimum OFF time			2		uSec
T _{max_OFF}	Maximum OFF time			3.3		mSec
V _{FB_Short}	Output Short Circuit Threshold			1.2		V
T _{FB_Short}	Output Short Circuit Debounce Time			65		mSec
V _{FB_OVP}	Output Over Voltage Protection Threshold			2.8		V
T _{CC/T_{DEM}}	Ratio between switching period in CC mode and demagnetization time			2		
I _{cable_max}	Max Cable compensation current			60		uA

Current Sense Input Section (CS Pin)						
T_blanking	CS Input Leading Edge Blanking Time			500		nSec
Vth_OC_max	Max. Current limiting threshold		490	500	510	mV
T _D _OC	Over Current Detection and Control Delay			100		nSec
Power BJT Section						
V _{CEO}	Collector-emitter breakdown voltage	I _c =10mA	450			V
V _{CB0}	Collector- base breakdown voltage	I _c =1mA	800			V
H _{fe}	DC current gain	V _{ce} =5V, I _c =0.2A	15		25	
V _{CE_sat}	Collector-emitter saturation voltage	I _c =0.5A, I _b =0.1A			0.25	V

Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2. The device is not guaranteed to function outside its operating conditions.

■ OPERATION DESCRIPTION

CEP7515 is a high performance, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) power switch. The built-in high precision CV/CC control makes it very suitable for offline small power converter applications.

➤ PSR Technology Introduction

Assuming the system works in DCM mode, the power transfer function is given by

$$P = \frac{\eta}{2} \times L_m \times I_{pk}^2 \times f_s = V_o \times I_o \quad (\text{Eq.1})$$

In the equation above, P is output power, V_o and I_o are system output voltage and current respectively, η is system power transfer efficiency, L_m is transformer primary inductance, f_s is system switching frequency, I_{pk} is primary peak current in a switching cycle. The following figure illustrates the waveform in a switching cycle.




Fig.1

In the figure shown above, the IC generates a demagnetization signal (DEM) in each switching cycle through auxiliary winding. T_{dem} is demagnetization time for CV/CC control. In DCM mode, T_{dem} can be expressed as;

$$\frac{V_o}{L_m} \times T_{dem} = \frac{N_s}{N_p} \times I_{pk} \quad (\text{Eq.2})$$

In Eq.2, N_p and N_s are primary and secondary winding turns respectively.

Combined with Eq.1 and Eq. 2, the average output current can be expressed as:

$$I_o = \frac{\eta}{2} \times I_{pk} \times \frac{N_p}{N_s} \times f_s \times T_{dem} \quad (\text{Eq.3})$$

➤ CC (Constant Current) Control Scheme

From Eq.3, it can be easily seen that there are two ways to implement CC control: one is PFM (Pulse Frequency Modulation), the control scheme is to keep I_{pk} to be constant, let the product of T_s and T_{dem} (f_s*T_{dem}) to be a constant. In this way, I_o will be a value independent to the variation of V_o, L_m, and line input voltage. Another realization method is PWM duty control, the control scheme is to keep f_s to be constant, let the product of T_{dem} and I_{pk} (T_{dem}*I_{pk}) to be a constant, in another words, by modulating system duty cycle to realize a constant I_o independent to the variation of V_o, L_m and line voltages.

CEP7515 adopts PFM for CC control, the product of T_s and T_{dem} is given by

$$f_s \times T_{dem} = 0.5 \quad (\text{Eq.4})$$

➤ CV (Constant Voltage) Control Scheme

CV control should sample the plateau of auxiliary

winding voltage in fly-back phase, as shown in Fig.1 The CV control has many implementations, for example, PWM, or PFM, or a combination of both one. In CEP7515, the CV control adopts proprietary multi mode control, as mention below.

The output voltage can be sensed via the auxiliary winding. During MOSFET turn-off time, the energy stored in the primary winding is transferred to the secondary side. The auxiliary voltage reflects the output voltage as shown in Fig.1 and it is given by

$$V_{AUX} = \frac{N_{AUX}}{N_S} \times (V_o + \Delta V) \quad (\text{Eq.5})$$

Where ΔV indicates the voltage drop of the output diode.

As shown in Fig.2, via a resistor divider connected between the auxiliary winding and FB (pin 1), the auxiliary voltage is sampled at the middle of the demagnetization and it is hold until the next sampling. The sampled voltage is compared with reference voltage (typical 2.0V) and the difference is amplified. The error amplifier output reflects the load condition and controls the switching off time to regulate the output voltage, thus constant output voltage can be achieved.




Fig.2

➤ **Startup Current / Startup Control / Operating Current**

Startup current of CEP7515 is designed to be very low (typically 1uA) so that VDD could be charged up above UVLO (OFF) threshold level and device starts up quickly. The operating current in CEP7515 is as small as 0.8mA (typical). The small operating current results in higher efficiency and reduces the VDD hold-up capacitance requirement.

➤ **NC-Cap/PSR Introduction**

◆ **±4% Precision CV/CC Performance**

CEP7515 can achieve less than ±4% variation of CC/CV precision due to the built-in CV accuracy improvement and CC line and load compensation, as shown in Fig.3.

◆ **Proprietary “Audio Noise Cancellation” Control**

CEP7515 has a proprietary “Audio Noise Cancellation” control, which can achieve audio noise free operation in the whole loading range.

◆ **Built-in Fast Dynamic Response Control to Meet USB Charge Requirements**

In CEP7515, a fast dynamic response control is integrated to improve system dynamic response performance, thus the charger system can meet the USB charge requirements.

◆ **Smart Output Short Protection**

The output short circuit protection of conventional PSR system is based on the coupling between auxiliary winding and secondary winding. When output is short, the auxiliary winding cannot provide enough energy to the IC any more. In this way, the system will enter into auto-recovery mode protection. However, the IC may be wrongly supplied if the leakage inductance of the primary winding is large enough.

In CEP7515, if output short circuit occurs, the IC will detect the situation and enter into auto-recovery mode protection.

◆ **Proprietary Zero-Output Startup Control**

Conventional PSR system may suffer startup failure when output voltage is near zero voltage, which means that there is a gap between OCP (CC point in PSR CV/CC system) and full loading. Larger OCP gap causes larger system cost.

In CEP7515, a proprietary “Zero-Output Startup Control” is adopted to achieve successful startup @ $V_{out} \approx 0V$, as shown in Fig.3.




Fig.3

◆ **No External Compensation/Filtering Capacitor Needed**

CEP7515 uses a proprietary control to eliminate external compensation capacitor, which can simplify system design and lower system cost.

◆ **Maximum 50V Output for LED Lighting**

CEP7515 can support maximum 50V output, which can be used in AC/DC LED lighting.

➤ Proprietary Cable Drop Compensation

CEP7515 has a proprietary built-in cable voltage drop compensation block which can provide a constant output voltage at the end of the cable over the entire load range in CV mode.

➤ Multi Mode PSR Control for High Reliability, High Efficiency

Conventional pure PFM controlled PSR system may suffer transformer saturation issue when heavy loading. In CEP7515, a proprietary multi mode control is adopted to suppress this issue, as shown in Fig.3. Around the full load, the system operates in PWM+PFM mode, which improve the system reliability. Under normal to light load conditions, the IC operates in PFM mode to achieve excellent regulation and high efficiency.

➤ Soft Start

CEP7515 features an internal 2ms (typical) soft start that slowly increases the threshold of cycle-by-cycle current limiting comparator during startup sequence. Every startup process is followed by a soft start activation.

➤ Leading Edge Blanking (LEB)

Each time the power BJT is switched on, a turn-on spike occurs across the sensing resistor. To avoid premature termination of the switching pulse, an internal leading edge blanking circuit is built in. During this blanking period (500ns, typical), the cycle-by-cycle current limiting comparator is disabled and cannot switch off the base driver.

➤ Minimum and Maximum OFF Time

In CEP7515, a minimum OFF time (typically 2us) is implemented to suppress ringing when BASE drive is pull off. The maximum OFF time in CEP7515 is typically 3.3ms, which provides a large range for frequency reduction. In this way, low standby power can be achieved.

➤ Pin Floating Protection

In CEP7515, if pin floating situation occurs, the IC is designed to have no damage to system.

➤ Built-in Load and AC Line CC Compensation

In conventional PSR system, the output CC (Constant Current) point can vary with output and AC line voltage. In CEP7515 the IC has built-in blocks to compensate the variation, as shown in Fig4. The IC can adjust CC point based on sensed output voltage and PFM duty. In this way, CC accuracy can be improved.




Fig.4

➤ Auto Recovery Mode Protection

As shown in Fig.5, once a fault condition is detected, switching will stop. This will cause VDD to fall because no power is delivered from the auxiliary winding. When VDD falls to UVLO(on) (typical 3.7V), the protection is reset and the operating current reduces to the startup current, which causes VDD to rise. However, if the fault still exists, the system will experience the above mentioned process. If the fault has gone, the system resumes normal operation. In this manner, the auto restart can alternatively enable and disable the switching until the fault condition is disappeared.




Fig.5

➤ VDD Over Voltage Protection


VDD OVP is implemented in CEP7515 and it is a protection of auto-recovery mode. If VDD is higher than 20V (TYP), VDD OVP protection will be triggered and the switch is turned off until VDD is lower than UVLO(on) (typical 3.7V).

➤ VOUT Over Voltage Protection

If FB voltage during the sampling time is higher than OVP voltage (typical 2.8V), the counter will start to work. VOUT OVP protection will be triggered when the counter is counted to 3 continuously, and the switch is turned off until VDD is lower than UVLO(on) (typical 3.7V).


■ PACKAGE OUTLINE

SOP-8(SOP-7 covered) PACKAGE OUTLINE AND DIMENSIONS



SYMBOL	DIMENSION IN MILLIMETERS		DIMENSION IN INCHES	
	MIN	MAX	MIN	MAX
A	1.350	1.700	0.053	0.067
A1	0.000	0.100	0.000	0.004
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 TYP		0.050 TYP	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

■ TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
CEP7515SP7	SOP-7	C7515	7	2500	330.0	12.8	6.4	5.2	2.5	8.0	12.0